The detailed circuit behaviour of the asymmetrical half bridge flyback converter is analysed. The specific relationships between the duty cycle and the different types of energy in the energy storage elements are thoroughly investigated. From the analytical results, the maximum duty cycle is not bounded by 50%, whch means that the converter can now be optimally used for the different applications. The zero voltage switching (ZVS) conditions of the power switches are derived. Mathematical equations and design considerations are also given. According to the presented design guidelines, the ZVS operations of the power switches can be maintained from noload to full-load conditions. A 5 VI20 A prototype has been built to verify the analytical results under real life conditions.
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Introduction
The conventional flyback converter is attractive where multiple-output or cost-sensitive applications are concerned, thanks to its simple capacitive output filter. Nevertheless, hard switching operation of the power switch results in high switching loss, high EM1 noises, and high switch voltage stress. Various kinds of soft switching techniques have been proposed for flyback converters [ 1-81. Among them, the resonant converter [l, 21, the activeclamp circuit [3-51, and the asymmetrical half bridge converter are probably the most well known converters. A resonant converter can reduce switching losses and EM1 noises. However, the voltage and/or current stresses increase and result in hgh conduction losses. The active clamp flyback converter [3-51 utilises an active clamp network to acheve ZVS operation of the power switches. However, the drawback is the high voltage stresses on the power switches. The asymmetrical half bridge flyback converter, whch can acheve ZVS operation of the power switches, is gaining popularity. The switch voltage stresses are no more than the input voltage that can be acheved. In previous works [6-81, the role of the bloclung capacitor in the process of energy storage has been overlooked. When only the magnetic components are considered as the energy storage elements in the studied converter, a 50% duty cycle constraint has been derived [8] . However, in the present paper, it has been proved that the 50% duty cycle constraint does not occur. T h s is because the blocking capacitor also stores energy when the output rectifier is off. The specific relationships between the duty cycle and the various types of energy in the energy storage elements have been investigated in depth. Fig. 1 Simplified schematic of the asymmetrical half bridge Jybuck converter been discussed before. In fact, the ZVS mechanisms for them are quite different. One of them is just a linear charging process. The ZVS operation of this power switch, S2, can be maintained simply when there is a sufficiently long dead time between S1 and S2. However, the ZVS operation of the other switch, S1, is acheved only when the energy stored in the resonant inductor is greater than that of the output capacitors of these power switches.
Design considerations of the studied converter have also been investigated, according to its operational principles. Based on the presented design guidelines, the power switches can maintain ZVS from no-load to full-load situations. The converter has reached steady-state operation. L, is much less than LM. The resonant period of C, and L, is much greater than the off time of S1.
Operational principles
To facilitate the analysis of the asymmetrical half bridge flyback converter, Fig. 2 and Fig. 3 show the seven topological stages of the converter during a switchng cycle and its key waveforms, respectively. The operations of ths converter can be explained as follows.
Stage 1 (to-tl): At to, S1 is on and S2 is off. D1 is reversed biased in ths stage. The DC input power source charges Ch, LM and L,. The charge time is brief compared with the time constant of this resonant tank, leading to an approximately linear charging characteristic. The following equations can be obtained: After solving (1) and (2), we have:
where
This stage ends when S1 turns off. Stage 2 (tl-t2): Cb, Lhf, L,, and C, form a new resonant network after S1 turns off at t= tl. C, , whch is the equivalent capacitance at point M, is charged by the current of L,. In thls stage, the state equations can be written as follows:
1 Ths where Z2 = ,,/= and o r 2 = stage ends when the antiparallel diode of S2 starts to conduct.
Stage 3 (t2-t3): After the antiparallel diode of S2 starts to conduct at t2, Cb resonates with Lr and LM. The voltage across LM decreases. Before the current of L, changes direction, S2 can be turned on under ZVS.
In this stage, the current of L, charges Ch. The voltage across Ch increases due to the transfer of the energy from Lr and LM. The state equations can be written as follows:
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Solving (1 1) and (1 2), we have:
Stage 4 (t3-t4): After the output rectifier starts to conduct at t3, iD1 is the difference between iM and iL, multiplying by the turns ratio of Tx. The state equations can be written as Stage 5 (ti-t5): S2 turns.off'at t4. The current of L, discharges C, , and V, decreases. T h s stage ends when the antiparallel diode of S1 starts to conduct at ts. The output rectifier still conducts at t5, because the resonant inductor limits the discharging rate of iLr. The state equations can be written as follows:
Solving (21H24) yields:
where Z4 = ,/& and wr4 = d i .
Stage 6 (tS-th): At t5, V& has dropped to zero and the antiparallel diode of S1 is conducted. Before iLr changes direction, S1 can be turned on under ZVS. The equations describing the circuit operation during this stage are as follows:
Solving (29H31), we can obtain:
Stage 7 (t6-to): At t6, S1 turns on under ZVS. The resonant inductor current iLr increases rapidly. This stage ends when ths current increases to the point where the output rectifier cuts off. The DC input power source begins to charge Cb, L, and LM again. Another switching cycle starts.
Analysis
According to the above analysis, this Section will quantitatively analyse the key characteristics of this converter.
(i) Voltage transfer ratio. The voltage transfer ratio of the studied converter is proportional to the duty cycle. It can be easily derived .from the flux balance in Lr and LM. By neglecting the dead time between the conduction intervals of S1 and S2, the voltage transfer ratio can be obtained:
Equation (35) indicates that the linear relationslp between the input voltage and the output voltage is the same as buck-derived converters with transformer isolation.
(ii) V,. The average voltage across the blocking capacitor depends on the duty cycle. It can be obtained when solving the voltage transfer ratio.
(iii) 1, . The average magnetising current of Tx is affected by the load current and the turns ratio of Tx. Owing to the series connection of the blocking capacitor and Tx, the average magnetising current can be solved from the charge balance in the blocking capacitor: 
The incremental voltage across Cb for this duration can be expressed as:
x DTs Inserting (42) into (39) yields:
Combining (40) and (41) Equations (46) and (47) clearly describe the relationships between the amount of stored energy and the duty cycle. During another interval (l-D)Ts, part of the energy stored in L M and L, transfers to the secondary side of Tx and the rest of the energy charges c b . After the resonant inductor current changes direction, the energy stored in c b transfers to the output capacitor via Tx.
(v) Current of L,.. The simplified current waveforms of ifi, iM and iD1 are shown in Fig. 5 . The positive peak current of the resonant inductor (which is equal to the peak magnetising current and peak current of S1) can be expressed as:
In the same way, the minimum of magnetising current iM-ualley can be expressed as: According to the circuit operational principles described in Section 2, iD1 is equal to the difference of iM and iLr multiplied by the turns ratio of TX when S2 is on. The negative peak current of the resonant inductor can be derived from
The current of L, is the key determinant of ZVS operation of the switches, which will be discussed in the following Section.
(vi) ZVS condition. The ZVS mechanism of S2 is like a linear charging process. According to (10) 
where iLr(tl) is the ILrqpk in (48). From (54), the Z V S operation of S2 can always be maintained when a sufficiently long dead time between the two power switches is used. The required dead time to achieve ZVS operation of S2 cad be obtained from (48) and (54). The ZVS condition of S1 depends on the energy stored in L,, which is quite different from S2. It can be obtained from (28) in Section 2:
Owing to the angular frequency wr4 being much bigger than a r 2 , we cannot assume that 1 -COS[W,~(~ -t4)] $3 0 and omit this term, as in the previous case. However, this term can still be omitted because its coefficient is neghgible when compared with that of the other terms. Therefore, (55) can be further simplified to iLr(t4) sin[wr4(t -t 4 ) ] f K, , 5 0 (56) o r 4 CA We can rearrange (56) to ave Solving (57), the Z V S condition of S1 can be obtained:
T L r i L r ( t 4 ) Z r Z C~Y ;
where iL,.(t4) is the ZLr_npk in (52). From (58), the ZVS condition of SI depends on the energy stored in L,.
(vii) Loss analysis. The major contributions to losses of the studied converter are classified into two categories: the losses in the semiconductor devices, and the losses in the transformer. The former includes the turn off switching losses of S1 and S2, and the conduction losses of S1, S2, and D1. The turn off switching losses of S1 and S2 can be calculated as:
The conduction losses of S1, S2, and D1
Pon-SI = Ron-SII:1_RMS
are: (61) where Ron-sl and Ron-s2 are the drain-to-source onresistance of S1 and S2 respectively, and V&, k is the forward voltage drop on D1. The losses in the transformer include the core loss and the copper loss, whch are no different to those for a traditional flyback converter. With careful design, these losses can be controlled within an acceptable level.
Design considerations
T h s Section presents the design considerations and important design parameters of the studied converter according to its operational principles and characteristics.
(i) Duty cycle. From (35) in Section 3, the linear relationshp between the input voltage and the output voltage means that the maximum duty cycle can exceed 50% when voltage mode control is applied. The drawback of wider duty cycle operation is that larger input capacitance would be required to satisfy the hold-up time requirement in some applications. On the other hand, increasing the duty cycle will lower the voltage stress on the output rectifier. This can be derived from the maximum reverse voltage seen by the output rectifier: Fig. 6 illustrates ths phenomenon distinctly. In real life conltions, the hold-up time is required to be greater than one line period, or about 16ms for a 60Hz AC line frequency. Usually, a 17-20ms hold-up time is the common specification in most commercial products. In Fig. 6 , the value of the input capacitance to satisfy the 20 ms hold-up time requirement when operating under current mode control and voltage mode control are given, respectively. Owing to the upper constraint on the duty cycle, the input capacitance should be greater when current mode control is applied. A compromise between the input capacitor size and the output rectifier voltage stress should be made.
(ii) Transformer magnetising inductor. The magnetising inductor design is similar to the energy storage choke in the (52) and (58), the required resonant inductance for acheving ZVS of S1 can be obtained. However, using a larger resonant inductance to ensure the ZVS operation of S1 at light load condition is not preferred. Fig. 7 shows the required resonant inductance to acheve ZVS of S1 under the full load range at different duty cycle operation. The steep slope curve of the resonant inductance of 'D = 30%' shows that the necessary resonant inductance for ZVS of SI in light load is much greater than that in heavy load. When the output rectifier starts to cut off, the energy stored in the resonant inductor will cause resonance between the resonant inductor and the parasitical capacitors of the output rectifier and the transformer. Choosing an even curve in Fig. 7 , which means choosing a lower duty cycle, or narrowing the ZVS operation range to alleviate the excessive ringing effect at heavy load is recommended.
In real life conditions, using the sandwich winding construction for the winding arrangement of the transformer, Tx, to reduce the leakage inductance is recommended. After measuring the leakage inductance from the finished transformer, one can determine the necessary external inductance to satisfy (58). This method will increase the controllability and also remove the heat inside the transformer to the external inductor. (iv) Blocking capacitor. The greater the value of cb, the more energy is stored in c b when S1 is on. After S1 is off, the energy stored in L M and L, is transferred to the output and charges Cb at the same time. The energy of c b does not release to the output via Tx until the current of L, changes direction. Using a larger size of C, will increase the energy stored in Cb when S1 is on, but will slow down the circuit dynamic response. (v) Power switches. According to the circuit operational principles, the current of the resonant inductor is equal to is, when S1 is on, and is equal to is2 when S2 is on. Therefore, the peak current of S1 is the same as the positive peak current of the resonant inductor, which is
The RMS current of S1 can be derived from where is the peak-to-peak value of the magnetising current of Tx.
S2 and the resonant inductor have the same current when S2 is conducted. Owing to the arrangement of S2 and L,, Is2,,k is equal to the negative value of ILr-&, which is The RMS current of S2 can be obtained from (69) The voltage stresses of S1 and S2 are no greater than the DC input voltage.
(vi) Output rectifier. The RMS current and the voltage stress of the output rectifier depend on the duty cycle. When the peak output rectifier current has been obtained in (51) , the RMS value of this current can be derived from
The output rectifier should be chosen to handle the voltage stress of % and RMS current calculated in (70).
5
Experimental results
According to the design considerations presented in the preceding Section, a prototype is implemented with the following specifications: input voltage V, = 400 V DC, output voltage V,=SV DC, maximum load current= 20 A, switching frequency f s = 60 kHz, and ZVS range = 0% to 100% load. The power stage consists of the following parameters. Switches SI and S2: Toshiba 2SK2842, diode Dl: 2 x Toshba 3OGWJ2C42C, bloclung capacitor C,: 3.3 pF/ 250 V, input capacitor: 68 pF/450 V, transformer: A, of core = 1 cm2, primary is 36 turns of litz wire 20 x 0.1 mm, secondary is 3 turns of litz wire 100 x 0.1 mm, LM= 280 pH, L,k = 8 pH, resonant inductance, L, = 18 pH (includes LNI and an external inductance), and dead time = 100 ps.(between the turn-off of S1 and turn-on of S2).
Some key experimental waveforms are shown in Fig. 8 . These waveforms resemble closely those shown in Fig. 3 . The ZVS operations of SI and S2 can be noted from the waveforms shown in Fig. 9 . From Fig. 9a and 9c , the converter retains ZVS operations of SI and S2 even under the no load condition. The efficiency of the converter is plotted in Fig. 10 . 
Conclusion
From the analytical and experimental results, several circuit features have been observed. Not only the magnetising inductor of the transformer and the resonant inductor, but also the bloclung capacitor store energy when the output rectifier is off. When the duty cycle increases, the energy stored in the bloclung capacitor will also increase accordingly. However, the energy stored in the magnetising inductor and the resonant inductor will decrease. Most of the energy is stored in the bloclung capacitor when the duty cycle exceeds 50%. The ZVS conditions of the two power switches are quite different. The ZVS operation of S2 can always be maintained when a sufficiently long dead time be- tween S1 and S2 is used. However, S1 acheves ZVS only when the energy stored in Lr is larger than that Larger Lr ensures the ZVS operation of S 1, but increases the noise in the output rectifier. Lowering the duty cycle can extend the ZVS operation range of S 1 and can also suppress ringing on the output rectifier. However, this wiU increase the voltage stress on the output rectifier. A compromise between ZVS range and the level of noise in the output rectifier should be made.
Thls paper has described the circuit behavior of the asymmetrical half bridge flyback converter. Design considerations and trade-offs have also been suggested. A 5 Vi 20 A prototype has been built to verify the analytical results.
The experimental results show that the power switches can maintain ZVS operations from no-load to full-load, and that the efficiency can reach an optimum value of 80%. 
